Abstract-In this paper, a low-power CMOS smart temperature sensor is presented. The temperature information extracted using substrate PNP transistors is digitized with a resolution of 0.03°C using a precision switched-capacitor (SC) incremental A/D converter. After batch calibration, an inaccuracy of ±0.25°C (±3σ ) from −70°C to 130°C is obtained. This represents a two-fold improvement compared to the state-ofthe-art. After individual calibration at room temperature, an inaccuracy better than ±0.1°C over the military temperature range is obtained, which is in-line with the state-of-the-art. This performance is achieved at a power consumption of 65 μW during a measurement time of 100 ms, by optimizing the power/inaccuracy tradeoffs, and by employing a clock frequency proportional to absolute temperature. The latter ensures accurate settling of the SC input stage at low temperatures, and reduces the effects of leakage currents at high temperatures.
Low-Power CMOS Smart Temperature Sensor With a Batch-Calibrated Inaccuracy of ±0. 25°C (±3σ ) from −70°C to 130°C
In this work, a CMOS temperature sensor is presented that employs batch calibration to achieve an inaccuracy of ±0.25°C (±3σ ) from −70°C to 130°C, which represents a two-fold improvement on the state-of-the-art [1] , [5] . Moreover, the sensor achieves an inaccuracy of ±0.1°C after individual calibration at room temperature, at par with the state-of-the-art [1] , while consuming 3 times less energy per measurement. While more energy-efficient temperature sensors have been reported [5] , [6] , this is at the expense of somewhat lower accuracy.
This paper is organized as follows. Section II reviews the sensor's operating principle, and discusses the main sources of inaccuracy. Section III describes the sensor front-end at the circuit level, detailing the approach taken to achieve the combination of high accuracy and low energy consumption. Section IV addresses innovative aspects of the incremental A/D converter, including a power-efficient implementation of its first integrator, and the use of a clock frequency proportional to absolute temperature (PTAT) to widen the sensor's temperature range. Measurement results are presented and discussed in Section V, followed by conclusions. Fig. 1 shows a block diagram of the sensor, which consists of a front-end circuit, a modulator and a decimation filter. In the front-end circuit, a substrate PNP transistor, either Q L or Q R , biased through its emitter with a current I bias , generates a voltage V BE , complementary to absolute temperature (CTAT), given by
II. SENSOR OPERATING PRINCIPLE

A. Sensor Block Diagram
where k is Boltzmann's constant, T the absolute temperature, q the electron charge and I S is the transistor's saturation current. The approximation is valid for I C ≈ I E = I bias and if the ratio I C /I S 1. A voltage proportional to absolute temperature (PTAT) V BE (T ) = V BE,R − V BE,L , is obtained by biasing two nominally equal PNP transistors Q L and Q R at a 1:m current ratio, i.e. m = I bias,R /I bias,L . Provided the approximation in (1) 1530-437X/$31.00 © 2013 IEEE is valid and mismatch errors in the bias currents and PNP transistors are negligible, this PTAT voltage, given by
is intrinsically accurate. Ideally, it does not depend on any processing parameters [7] and, because of that, hardly suffers from process spread. By adding to either V BE,L or V BE,R an amplified version of V BE , i.e. α V BE , a first-order temperature-independent reference voltage V REF is obtained
where α is the scale factor required to compensate for the variation of V BE with the temperature, about −2 mV/°C, with the variation of V BE with the temperature, about +0.14 mV/°C for m = 5. Exact values for α were obtained through simulations, taking into account the actual front-end biasing and PNP emitter areas (where measured data from a previous design [1] was used to obtain an accurate simulation model). The temperature can thus be measured ratiometrically by comparing the scaled PTAT voltage α V BE with the reference voltage V REF [8] , i.e., by evaluating the ratio
which is also PTAT.
Whereas the front-end generates V BE and V BE , the modulator generates a bitstream bs, whose average equals μ. This is achieved through charge balancing, i.e. by properly applying, every clock cycle, either α V BE (when bs = 0) or α V BE − V REF = −V BE (when bs = 1) to the input of a loop-filter [1] . Because of the modulator's feedback, the average at the input of the loop filter over time is zero, and the output bitstream bs will have the desired average μ given by (4) . After decimation, the temperature reading can then be determined as
where A ≈ 600 and B ≈ −273 are the gain and offset coefficients, respectively, for a direct result in degrees Celsius.
B. Design Approach
In order to design a low-power high-accuracy sensor, the minimum amount of power needed to minimize the various error sources must be determined. To find how each error affects the temperature measurement, the sensitivity of the measured temperature (as given in (5)) to changes in V BE , V BE , α [8] and m is calculated. These sensitivities are equal to:
Allocating a maximum error contribution of 0.01°C to each of the error sources, to arrive at an overall error below 0.1°C, a worst case variation of about 30 μV in V BE , 2.0 μV in V BE (for α = 16), and a maximum relative error of about 0.0067% in α and 0.01% in m are found (for α = 16, T = 300 K). The next step is to identify the accuracy-power tradeoffs in the interface circuitry, and then determine an appropriate level of power consumption.
C. Process Spread of V BE
While V BE is insensitive to process spread, V BE suffers strongly from process spread. Statistics about V BE spread can be used to estimate the initial inaccuracy (without any correction) of V BE , and so of the sensor. Typically, this spread results in errors of several degrees and so the sensor must be trimmed. The success of this approach, though, will depend on the identification and reduction of the main sources of V BE spread, discussed as follows.
D. Spread Due to the Saturation Current I S
The spread of the saturation current I S of a PNP transistor is the main cause of V BE spread. In order to see how this affects V BE , a deviation I S from the nominal value I S is introduced in the equation for V BE given in (1), resulting in
This shows that the effect of the spread of I S on V BE is PTAT, if I S /I S is assumed temperature independent. Thus, the spread of I S causes the function V BE (T ) to rotate around a fixed point at 0 K. Because this PTAT error has only one degree of freedom, it can be trimmed based on a calibration at only one temperature, e.g. room temperature [7] .
However, the assumption that I S /I S is temperature independent is not necessarily true. Mechanical stress due to packaging may introduce a temperature-dependency to this ratio. Luckily, vertical PNP transistors are relatively insensitive to stress [7] , which is why the temperature dependency of I S /I S will be neglected in this work.
E. Spread Due to the Current Gain β
Because the PNP transistors are biased via their emitters, the collector current is given by
where β is the forward current gain. Substituting (8) in (1) results in
which reveals that V BE depends also on β and, because of that, is sensitive to any process-spread on β. To see how this affects V BE , a deviation β from the nominal value β is introduced in (9), i.e.
. (10) This shows that V BE is modified by an error term that is proportional not only to β/β, but also to the factor 1/(1+β). Because β is typically highly temperature dependent, the spread in β will cause a non-PTAT error in V BE . This adds to the PTAT error due to the spread of I S , resulting in an overall error with more than one degree of freedom. Depending on the magnitude of β/β, a single-temperature calibration may therefore be insufficient. Equation (10) also shows that transistors with larger β are less sensitive to β spread. Unfortunately, vertical PNP transistors in CMOS technology tend to have a small β. In the 0.7 μm CMOS technology we used, β is approximately 22. If β/β is assumed to be about 20%, a V BE variation of about ±0.25 mV results, which translates into a temperature error of about ±0.1°C. This shows that the effect of β spread in V BE needs to be reduced if an inaccuracy of ±0.1°C is to be obtained using a single-temperature calibration. This need is even more acute in deeper sub-micron CMOS technology, where much lower values of β are found [5] , [6] . A technique for making V BE less sensitive to spread of β will be described in Section III-B.
F. Spread Due to Biasing Current
The bias current, I bias in (9), also affects the accuracy of V BE . Generally, this bias current is derived from a bias voltage using a bias resistor. As will be discussed in the following section, if a PTAT bias voltage is used, its contribution to process spread of I bias can be made negligible. The bias resistor, however, will inevitably be subject to process spread. Provided the temperature dependency of this resistor is insensitive to process variations, the effect of this on V BE is identical to that of the spread of I S , i.e. it gives rise to a PTAT error in V BE . Both errors can thus be corrected by a single PTAT trim.
III. SENSOR FRONT-END
The sensor front-end, as shown in Fig. 2 , is composed of a core that in effect generates V BE and V BE , as described in Section II, and of a bias circuit that generates the PTAT biasing as needed in the core.
In the core, Dynamic Element Matching (DEM) of current sources is used to provide an accurate current ratio m [9] . Every V BE cycle, a different unit current source is used to bias the transistor Q L while the m remaining ones are used to bias Q R . By alternating the unit current source, over (1 + m) V BE cycles, errors due to current-source mismatch are averaged out, so a more accurate 1:m ratio and thus V BE voltage is obtained [1] . The value of the ratio m and the bias current level, though, are subject to accuracy and power consumption constraints, as will be discussed below.
A. Current Ratio and Bias Current
When the PNP bias current is reduced so as to lower the front-end power consumption while keeping (1 + m) current sources for DEM, the approximation for V BE as given in (1) is no longer accurate once the assumption of I C /I S 1 no longer applies. In this case, V BE is better approximated as (assuming for now I C = I bias )
which results in a V BE given by
if the mismatch in the current sources and PNP transistors is negligible (i.e. I S,L = I S,R = I S ). The result in (12) shows that, regardless of how accurately m is established, the presence of the saturation current I S will still cause a certain error in the value of V BE . Though the magnitude of I S can be reduced by reducing the emitter area of the PNP transistors, this is at the expense of poorer matching. The transistors also need to work in a region with neither low nor high injection effects and the region must have a constant current gain β [8] . Temperature error versus the total bias current I total , for m = 2, 5, and 10. Results obtained for I S,max = 110 pA (estimated for PNPs with emitter area A e = 225 μm 2 at T = 140°C [10] (13) where I S,max is the largest saturation current (i.e. at the highest temperature). According to (13) , for a given m, a sufficiently high I bias has to be chosen to keep the error below a given level. However, it is more important to evaluate the error contribution due to the saturation current against the total bias current of the core, i.e., I total = (1 + m)I bias . Fig. 3 shows the simulated error contribution versus I total for m = 2, 5 and 10. The results show that, for a given maximum error contribution, the required total bias current can be reduced by reducing the current ratio m. However, due to the resulting reduced sensitivity of V BE , this comes at the expense of more stringent offset and noise requirements on the A/D converter. As a compromise, m was set to 5. In addition, in order to limit the error contribution to below 0.02°C, I bias was set to 400 nA, giving a total bias current of about 2.3 μA. Because the bias current is PTAT, the value of 400 nA (at T = 140°C) translates to a nominal bias current of approximately 250 nA at T = 30°C.
B. PTAT biasing-Bias Circuit
A PTAT bias current [11] was chosen to bias the two PNPs Q L and Q R in the core. Compared to other types of bias currents, a PTAT current can be made relatively insensitive to process spread, as it is generated from a process-insensitive PTAT voltage. Thus, only the spread of the resistor R 1 (Fig. 2 ) causes significant spread of the currents [8] . Additionally, a PTAT current partially cancels the curvature of V BE [12] .
The bias circuit is built around a chopped opamp and two PNP transistors Q 1 and Q 2 biased at a 1:p current ratio (Fig. 2) . Ignoring resistor R 2 for now, the opamp forces the PTAT difference V BE,b between the base-emitter voltages of these transistors to appear across resistor R 1 , resulting in a PTAT unit bias current of V BE,b /R 1 .
Resistor R 2 has been added to implement a β-compensation scheme [1] . The voltage drop across R 2 due to the base current of Q 2 makes the bias current proportional to (1 + β)/β for R 2 = R 1 / p, so that it gives rise to a PTAT collector current when copied to the emitters of Q L and Q R in the core. Thus, errors in V BE due to the spread of the PNP's finite current gain β are minimized.
As in the core, Q 1 and Q 2 are biased at a 1:5 current ratio ( p = 5), but with a unit bias current of only 125 nA (half of that used in the core). Though a greater current ratio p would produce a greater V BE,b , which is less sensitive to the opamp's offset, p = 5 is a better trade-off, reducing power dissipation at the expense of a small contribution to the sensor's inaccuracy (smaller than 0.03°C).
Mismatch between the (1 + p) current sources in the bias circuit gives rise to an error in V BE,b , and hence in the PTAT bias current of the core. This, in turn, increases the spread of V BE and thus the batch-calibrated inaccuracy of the sensor. Since the sensor is about an order-of-magnitude less sensitive to errors in V BE than it is to errors in V BE , the matching requirement for the current sources in the bias circuit is much more relaxed than that for the current sources in the core. It can be shown that matching better than 0.15% is sufficient to reduce those errors to less than 0.01°C. While DEM could be applied, a careful inter-digitated common-centroid layout was found to be sufficient to achieve this level of matching. The current sources of the core were included in this matched layout, to minimize the spread associated with current-source mismatch between the bias circuit and the core.
C. Trimming Approach
In order to correct for the process spread of V BE , the same (1 + m) = 6 current sources of the core are used to digitally adjust the bias current of the PNP transistors when generating V BE between I bias and m I bias (digital control in Fig. 2) . Five of the six current sources are used to coarse trim the bias current. Because the sensor is designed to normally operate with two unit currents, there is one coarse step down and three up, which gives a near-balanced trimming capability due to the logarithmic dependency of V BE on I bias . To fine trim the sensor, the bitstream method [13] is used. The sixth current source is switched on and off, generating a bias current between 0 and I bias depending on the output of a digital modulator. For a nominal bias current of 250 nA, an 8-bit modulator was used to obtain 1 nA trimming resolution.
IV. INCREMENTAL SC ANALOG-TO-DIGITAL CONVERTER
The ratiometric measurement of α V BE with respect to V REF has been implemented using a second-order switchedcapacitor (SC) incremental modulator. It is based on the design presented in [1] , but differs from this design in two important aspects detailed below: a more power-efficient first integrator and a new temperature-dependent clocking scheme are employed. which is either V BE (when bs = 0) or −V BE (when bs = 1), into a bitstream bs whose average value μ equals the desired ratiometric function given by (4), as explained in Section II. A decimation filter (not shown), is used to decimate and scale this bitstream according to (5) to produce a digital output. The modulator is operated using a two-phase nonoverlapping clock. During phase φ 1 , V is sampled on capacitors C S , while during phase φ 2 the associated charge is transferred to the integration capacitors C int . When bs = 0 and V = V BE , all α capacitors C S are used, whereas when bs = 1 and V = −V BE , only a single capacitor C S is used. This implements the relative gain α as needed in (3). It is worth mentioning that the value of α = 16 for m = 5 establishes a reference voltage V REF that is slightly dependent on the temperature, which yields further compensation of the curvature of V BE [12] , in addition to the PTAT biasing. Because of the modulator's feedback, the average charge integrated over time is zero, i.e.
A. Operating Principle
which results, when solved for μ, in the expression given by (4) . The size of the sampling capacitors (C S = 2.5 pF) was a trade-off between settling time, on one hand, and kT /C noise and most importantly charge injection error on the other.
To ensure that the modulator does not introduce any significant errors, several precision techniques are applied [1] , [8] . Offset errors are reduced below 2 μV (which corresponds to 0.01°C) by means of a combination of correlated double sampling (CDS) [14] in the first integrator and systemlevel chopping. Errors in the factor α due to capacitor mismatch are mitigated by applying dynamic element matching techniques, i.e. by dynamically interchanging the sampling capacitors C Si , i = 1, 2, . . . , α (Fig. 4) , so as to average out gain errors. Because the same integration capacitor C int is used, regardless of the cycle, it does not affect α.
B. Modulator Implementation -First Integrator
The first integrator is built around a fully-differential gain-boosted telescopic-cascode opamp (shown in Fig. 5) . Compared to the folded-cascode topology employed in earlier work [1] , a notable power saving is achieved, since the telescopic topology only needs half the supply current of the folded version for the same transconductance and maximum output current. This comes at the expense of reduced output swing [15] . This can be accommodated thanks to the modulator's input feed-forward topology, which minimizes the output swing [1] . Since the integrator's CDS scheme requires unity-gain feedback, the opamp was designed to operate with identical input and output common-mode levels. Gain-boosting [16] was used to achieve a DC gain higher than a 100 dB over all process corners and operating conditions, so as to ensure negligible sampling errors. Nominally, the DC gain of the first integrator is 135 dB, with a GBW of 200 kHz. Including the boosting amplifiers, the opamp draws a total supply current of 4.5 μA.
C. PTAT Clock Frequency
Because of the PTAT biasing used in the front-end, the time needed for the modulator to settle is temperature dependent. Since the modulator's sampling capacitors (capacitors C S in Fig. 4 ) are indeed the front-end's output load, charging these capacitors will take longer at low temperatures. This is shown in Fig. 6 , where V is the sampled voltage (either V BE or α V BE ).
As a result, the use of a constant sampling clock frequency is sub-optimal in terms of settling time. A clock frequency optimized for accurate settling at high temperatures leads to errors at low temperatures due to incomplete settling. Conversely, a clock frequency optimized for accurate settling at low temperatures leads to a settling time that is overdesigned, and hence less power-efficient, at high temperatures. Moreover, it will lead to increased errors due to leakage at the high end of the temperature range.
To accommodate accurate settling at both ends of the temperature range without these issues, the sensor uses a sampling clock with a temperature-dependent frequency. At low ig. 6. Simulated slewing-time dependence on temperature (for a V BE cycle, i.e., V = V BE ) for a fixed clock frequency f = 10 kHz. temperatures, the frequency is lower than its nominal value, allowing more time for settling, while at high temperatures, it is higher, reducing leakage errors by shortening the sampling period.
A nominal clock frequency of 11 kHz was chosen to ensure accurate settling at 30°C. To find the optimal temperature dependency of the clock frequency, it is important to account for the fact that the settling consists of a slewing phase and an exponential settling phase [17] . Taking the temperature dependence of these phases into account, an optimal frequency of about 70% of the nomimal frequency is found at −55°C, and about 140% of the nominal frequency at 125°C. This leads to a frequency variation of about 1 kHz/20°C, as shown in Table I . Because this temperature dependence is roughly proportional to absolute temperature, we refer to this as a PTAT clock frequency.
V. MEASUREMENT RESULTS
The temperature sensor was fabricated in a standard 0.7 μm CMOS process and encapsulated in a ceramic DIL package. A chip micrograph of the sensor is shown in Fig. 7 . The die size is 4.5 mm 2 , including bondpads. The chip contains all required circuitry, except for the clock generator and decimation filter of the ADC, which were implemented off chip for flexibility.
Measurements have been made on 20 samples from one batch. These samples were mounted, together with a precision platinum thermometer calibrated to 0.01 mK, on an aluminum block that provided thermal stability. This block, in turn, was placed in a climate chamber to vary temperature.
For all measurements presented below, the sensors were operated with a PTAT clock, as described in the previous section, and 1024 bits of their output bitstreams were decimated using a sinc 2 filter to calculate the bitstream average μ. This corresponds to a nominal conversion time of 100 ms. In this conversion time, the sensor achieves a resolution of 0.025°C, which was measured by taking the standard deviation of successive readings at room temperature.
A. Batch-Calibrated Results
Four arbitrary sensors were initially characterized to perform the batch calibration. The bitstream average μ of each of these sensors was recorded over the operating temperature range. The coefficients A and B in (5) were then chosen such that the average measurement error of the four samples with respect to the platinum thermometer was minimized. The coefficients A = 578.68 and B = −278.56 thus found correct for the average offset and gain errors of the four samples, which is assumed to be a reasonable estimate of the average of the batch. Fig. 8 shows the temperature error for all 20 samples when these same coefficients are used to translate their measured bitstream averages to temperature readings. To obtain these results, third-order curvature compensation was applied to remove the residual systematic non-linearity. This was less than 0.1°C and was compensated for by adding a nonlinear correction term, obtained from a look-up table, after decimation. At the high-end of the temperature range, the additive correction term also helps to reduce systematic errors due to leakage. Thus, an inaccuracy below ±0.25°C (±3σ ) was obtained from −70 to 130°C, which is twice as good as the best batch-calibrated inaccuracy reported to date (refer to Table II ). This level of accuracy is maintained for a supply-voltage range from 2.5 to 3.3 V, while the inaccuracy increases to ±0.3°C for a supply voltage of 5.5 V. Fig. 9 shows the temperature error after trimming based on an individual calibration at 30°C. After correction for systematic non-linearity, a temperature error of ±0.1°C (±3σ ) from −55 to 125°C is achieved, which matches the state-ofart [1] , but at 3 times less power consumption.
B. Individually-Calibrated Results
In addition, Fig. 10 presents the same result as that of Fig. 9 , but without correction for systematic non-linearity. As expected, the inaccuracy of ±0.15°C for the same temperature range is slightly worse, but it shows the well-defined and systematic curvature behavior of the samples, as well as a small systematic error due to leakage at 125°C.
C. PTAT Clock Frequency Versus Fixed Clock Frequency
Measurement results comparing the sensor performance using the PTAT clock frequency (center frequency f nom = 11 kHz) and a fixed (11 kHz) clock frequency are shown in Fig. 11 . As expected, the PTAT clock leads to the same performance as a fixed clock in the middle of the temperature range, but it delivers superior performance at the temperature extremes: up to 50% less batch-calibrated inaccuracy at −55°C.
D. Measurement at 150°C
The 20 samples were also tested up to 150°C. At these temperatures, the PTAT clock frequency cannot compensate completely for the exponential rise in the leakage current. Therefore, clock frequencies higher than that defined by a PTAT characteristic were tested. The measured temperature errors, shown in Fig. 12 , show a systematic non-linearity varying according to the clock frequency. For instance, at 150°C, a systematic error (on average) of −0.9, −0.5, and 0°C is observed for clock frequencies of 20, 25, and 35 kHz, respectively. Because of the very systematic error behavior, the same non-linearity correction used to handle the third-order curvature can be used to compensate for leakage at 150°C. As shown, this extends the sensor's operating range up to 150°C while maintaining ±0.25°C inaccuracy.
E. Benchmark
Table II summarizes the measured performance of the 20 samples and compares it with other designs.
VI. CONCLUSION
This paper has presented the theory, design and implementation of a CMOS smart temperature sensor based on substrate PNP transistors and an incremental SC A/D converter. Without individual calibration, this sensor achieves an inaccuracy of ±0.25°C (±3σ ) from −70 to 130°C, twice as good as that of the best ones reported up to now, while consuming only 62.5 μW during a measurement time of 100ms. This is accomplished by optimizing the power/inaccuracy tradeoffs and by incorporating several circuit techniques, discussed throughout the paper. After an individual calibration at room temperature, the sensor achieves an inaccuracy of ±0.1°C (±3σ ) over the military range, which matches the state-of-theart, while consuming 3 times less energy per measurement. 
